Dr. Melissa Danforth

Computer and Electrical Engineering and Computer Science Department
California State University, Bakersfield

Skip navigation links

CMPS 321 Computer Architecture - Sections 1 and 2 - Winter 2015
Course meets MW 3:15 - 4:55pm and Tu 3:15 - 5:45pm in Sci III 315
Catalog Description
This course follows the Digital Logic Design course and focuses on the design of the CPU and computer system at the architectural (or functional) level: CPU instruction sets and functional units, data types, control unit design, interrupt handling and DMA, I/O support, memory hierarchy, virtual memory, and buses and bus timing. In contrast, the Digital Logic Design course is primarily concerned with implementation; that is, the combinatorial and sequential circuits which are the building blocks of the functional units.
CMPS 223 with a grade of C- or better
5 quarter units
Student Learning Outcomes
This course covers the following ACM/IEEE Body of Knowledge student learning outcomes:

CC-AR4: Memory system organization and architecture
CC-AR5: Interfacing and communication
CC-AR6: Functional organization
CC-AR7: Multiprocessing and alternative architectures

Required Textbook
Computer Organization and Design, 5th edition. David A. Patterson and John L. Hennessy. Publisher: Morgan Kaufmann Publishers, 2014. ISBN: 978-0-12-407726-3

You may also use the revised 4th edition: Computer Organization and Design, 4th edition (revised printing). David A. Patterson and John L. Hennessy. Publisher: Morgan Kaufmann Publishers, 2012. ISBN: 978-0-12-374750-1

Moodle Link
The direct link to the course on Moodle is https://moodle.cs.csub.edu/moodle/course/view.php?id=85